Uncategorized


Topic Replies Activity
Welcome to the RocketBoards Forum 2 May 18, 2015
Cyclone V: Kernel Panic 1 March 29, 2020
Cyclone V Linux Boot: FDT and ATAGS support not compiled in - hanging 2 March 28, 2020
Unable to boot from QSPI using Quartus 19.3 1 March 17, 2020
Cyclone V - SOC / PCIe : I/O ports unassigned 1 March 10, 2020
Data transfer between HPS - FPGA using Python on HPS 4 March 9, 2020
Probe function for qspi is not called 1 March 4, 2020
Using Altera Avalon FIFO with the Altera SW API 1 February 26, 2020
Cyclone V FPGA Configuration per HPS ineffective (no error indication) 2 February 8, 2020
Cyclone V SoC SoCKit FPGA Triple Speed Ethernet 2 February 7, 2020
Kernel issue on my Mac, Applications crashing 1 February 6, 2020
Arria 10 SoC hps2fpga and fpga2hps bridges missing from board info 2 January 3, 2020
ArriaV u-boot compilation 6 December 13, 2019
Configuring FPGA hangs Linux on DE10-Nano 5 December 13, 2019
Simple Socket Server connection established but cannot telnet/ping 1 November 28, 2019
System Explorer shows error on testing transceiver links 1 November 18, 2019
HPS OpenCL Kernel 4+ issues 1 November 16, 2019
De1-SoC: Running bare-metal from SD Card 2 November 13, 2019
Source code for blink, scroll_client, syschk and toggle 3 November 7, 2019
Error when compiling Linux using Angstrom 1 October 10, 2019
Unable to clone project from git 3 September 11, 2019
Avalon FIFO status pointers not working 1 September 2, 2019
Dump value from FIFO read data pointer HPS FIFO 1 August 27, 2019
Interrupt from FPGA received only once! 1 August 25, 2019
A10 Boot from FPGA (SD-Card / Shared-IO) 2 August 14, 2019
HPS writing to its DDR3 SDRAM 1 August 12, 2019
Actual Avalon Address width for HPS SDRAM 1 August 12, 2019
Demo Project for FPGA to SDRAM 1 August 9, 2019
Connmanctl and sftp-server are missing from the root fs in the 2018.10 sdimage for the Cyclone V SoC 7 August 8, 2019
Suggestion for my Project 1 August 5, 2019