I’m building the system around Cyclone V SoC. I’m going to route on of EMACs through FPGA.
So my question is it possible to share one MDIO bus - from HPS-pinned MAC - between both PHYs?
How to properly configure device tree for such a config?
Wiki says MDIO supports up to 32 slaves.