GSRD for Linux - Build Flow


I saw this diagram in the Arria 10’s device design guidelines. Is this the approach in order to ensure that both Linux and the verilog hardware running on the FPGA are functional together ? In other words, does following the sequence described in the image below allow us to run Linux and run the FPGA at the same time?