Sorry. I dont have time to check the code but I have an example here (CycloneVSoC-examples/Baremetal-applications/DMA_transfer_FPGA_DMAC at master · robertofem/CycloneVSoC-examples · GitHub) where i do the same. Take a look to it and try to spot the difference.
Regards