Hello,
I’m working on Arria 10 SoC and I want to verify it is possible to reset the HPS from the FPGA design (per state machine in the FPGA) and to verify it is possible to load the FPGA in a way HPS reboot will not stop the FPGA – need to understand the procedure of doing so.
Any information is appreciated.