Hello,
I am conducting experiments to control DDR RAM via the JTAG port of Cyclone V HPS (without creating firmware).
You can find the links where I have detailed the topic on different forum websites below.
Is there anything you can help with regarding this matter?
Thank you.