Hello,
I am playing with the DE0 nano SOC dev board which has a Cyclone V SOC installed. I am pretty comfortable playing with the FPGA but I haven’t used the HPS. I’m new to interfacing the FPGA to the network so I apologize for using poor terminology.
My goal is to be able to receive TCP/IP packets onto my development board, process the information with my FGPA firmware, and then transmit a TCP/IP packet back onto the network. My Cyclone V - SOC chip is interfacing with a “Gigabit Ethernet Transceiver with RGMII” chip (part number: KSZ9031RNX). The problem is that the KSZ9031RNX is interfacing with dedicated HPS pins. My first questions is:
-
Is there a way to ‘Loan IO’ or permit the FPGA to directly use the EMAC without having to program the SOC ? If yes, how can this be achieved?
-
Can you recommend any tutorials or projects that do something similar to what I describe above?
-
Assuming that I have a way to directly interface the FPGA with the KSZ9031RNX chip, can you recommend any examples/tutorials on how I can send or receive packets using a generic gigabit transceiver Module (preferably in VHDL)?
Thank you so much,
James
Links:
KSZ9031RNX, http://ww1.microchip.com/downloads/en/DeviceDoc/00002117F.pdf
DE0 Nano SOC*: https://github.com/sahandKashani/SoC-FPGA-Design-Guide/blob/master/DE0_Nano_SoC/Documentation/DE0-Nano-SoC%20Schematic.pdf
*See sheets 5 and 15 for where the FPGA-SOC chips interfaces with the KSZ9031RNX
